NNP STM Generic Remote Module git-main
Loading...
Searching...
No Matches
system_stm32l4xx.c
Go to the documentation of this file.
1
91#include "stm32l4xx.h"
92
109#if !defined (HSE_VALUE)
110 #define HSE_VALUE 8000000U
111#endif /* HSE_VALUE */
112
113#if !defined (MSI_VALUE)
114 #define MSI_VALUE 4000000U
115#endif /* MSI_VALUE */
116
117#if !defined (HSI_VALUE)
118 #define HSI_VALUE 16000000U
119#endif /* HSI_VALUE */
120
121/* Note: Following vector table addresses must be defined in line with linker
122 configuration. */
126#define USER_VECT_TAB_ADDRESS
127
128#if defined(USER_VECT_TAB_ADDRESS)
131/* #define VECT_TAB_SRAM */
132
133#if defined(VECT_TAB_SRAM)
134#define VECT_TAB_BASE_ADDRESS SRAM1_BASE
136#define VECT_TAB_OFFSET 0x00000000U
138#else
139#define VECT_TAB_BASE_ADDRESS FLASH_BASE
141#define VECT_TAB_OFFSET 0x00005000U
143#endif /* VECT_TAB_SRAM */
144#endif /* USER_VECT_TAB_ADDRESS */
145
146/******************************************************************************/
162 /* The SystemCoreClock variable is updated in three ways:
163 1) by calling CMSIS function SystemCoreClockUpdate()
164 2) by calling HAL API function HAL_RCC_GetHCLKFreq()
165 3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency
166 Note: If you use this function to configure the system clock; then there
167 is no need to call the 2 first functions listed above, since SystemCoreClock
168 variable is updated automatically.
169 */
170 uint32_t SystemCoreClock = 4000000U;
171
172 const uint8_t AHBPrescTable[16] = {0U, 0U, 0U, 0U, 0U, 0U, 0U, 0U, 1U, 2U, 3U, 4U, 6U, 7U, 8U, 9U};
173 const uint8_t APBPrescTable[8] = {0U, 0U, 0U, 0U, 1U, 2U, 3U, 4U};
174 const uint32_t MSIRangeTable[12] = {100000U, 200000U, 400000U, 800000U, 1000000U, 2000000U, \
175 4000000U, 8000000U, 16000000U, 24000000U, 32000000U, 48000000U};
197void SystemInit(void)
198{
199#if defined(USER_VECT_TAB_ADDRESS)
200 /* Configure the Vector Table location -------------------------------------*/
202#endif
203
204 /* FPU settings ------------------------------------------------------------*/
205#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
206 SCB->CPACR |= ((3UL << 20U)|(3UL << 22U)); /* set CP10 and CP11 Full Access */
207#endif
208}
209
252{
253 uint32_t tmp, msirange, pllvco, pllsource, pllm, pllr;
254
255 /* Get MSI Range frequency--------------------------------------------------*/
256 if ((RCC->CR & RCC_CR_MSIRGSEL) == 0U)
257 { /* MSISRANGE from RCC_CSR applies */
258 msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
259 }
260 else
261 { /* MSIRANGE from RCC_CR applies */
262 msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
263 }
264 /*MSI frequency range in HZ*/
265 msirange = MSIRangeTable[msirange];
266
267 /* Get SYSCLK source -------------------------------------------------------*/
268 switch (RCC->CFGR & RCC_CFGR_SWS)
269 {
270 case 0x00: /* MSI used as system clock source */
271 SystemCoreClock = msirange;
272 break;
273
274 case 0x04: /* HSI used as system clock source */
275 SystemCoreClock = HSI_VALUE;
276 break;
277
278 case 0x08: /* HSE used as system clock source */
279 SystemCoreClock = HSE_VALUE;
280 break;
281
282 case 0x0C: /* PLL used as system clock source */
283 /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
284 SYSCLK = PLL_VCO / PLLR
285 */
286 pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
287 pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
288
289 switch (pllsource)
290 {
291 case 0x02: /* HSI used as PLL clock source */
292 pllvco = (HSI_VALUE / pllm);
293 break;
294
295 case 0x03: /* HSE used as PLL clock source */
296 pllvco = (HSE_VALUE / pllm);
297 break;
298
299 default: /* MSI used as PLL clock source */
300 pllvco = (msirange / pllm);
301 break;
302 }
303 pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
304 pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
305 SystemCoreClock = pllvco/pllr;
306 break;
307
308 default:
309 SystemCoreClock = msirange;
310 break;
311 }
312 /* Compute HCLK clock frequency --------------------------------------------*/
313 /* Get HCLK prescaler */
314 tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
315 /* HCLK clock frequency */
316 SystemCoreClock >>= tmp;
317}
318
319
332/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
#define VECT_TAB_OFFSET
#define HSI_VALUE
#define HSE_VALUE
#define VECT_TAB_BASE_ADDRESS
void SystemInit(void)
Setup the microcontroller system.
void SystemCoreClockUpdate(void)
Update SystemCoreClock variable according to Clock Register Values. The SystemCoreClock variable cont...